An Analytical Study Of High-Speed Low-Power Decoder Circuits Employing Mixed Logic . International Journal of Engineering and Science Research, [S. l.], v. 16, n. 3, p. 68–75, 2026. Disponível em: https://ijesr.org/index.php/ijesr/article/view/1768. Acesso em: 16 jul. 2026.