An Analytical Study Of High-Speed Low-Power Decoder Circuits Employing Mixed Logic. IJESR [Internet]. 2026 Jul. 6 [cited 2026 Aug. 17];16(3):68-75. Available from: https://ijesr.org/index.php/ijesr/article/view/1762