1.
Performance-Oriented CMOS Multiplexer Layout Optimization Process. IJESR [Internet]. 2026 Jul. 6 [cited 2026 Jul. 25];16(3):63-7. Available from: https://ijesr.org/index.php/ijesr/article/view/1761