“Performance-Oriented CMOS Multiplexer Layout Optimization Process”. International Journal of Engineering and Science Research 16, no. 3 (July 6, 2026): 63–67. Accessed July 25, 2026. https://ijesr.org/index.php/ijesr/article/view/1761.