“Performance-Oriented CMOS Multiplexer Layout Optimization Process”. International Journal of Engineering and Science Research, vol. 16, no. 3, July 2026, pp. 63-67, https://ijesr.org/index.php/ijesr/article/view/1761.