“An Analytical Study Of High-Speed Low-Power Decoder Circuits Employing Mixed Logic”, IJESR, vol. 16, no. 3, pp. 68–75, Jul. 2026, Accessed: Aug. 17, 2026. [Online]. Available: https://ijesr.org/index.php/ijesr/article/view/1762