“Performance-Oriented CMOS Multiplexer Layout Optimization Process”, IJESR, vol. 16, no. 3, pp. 63–67, Jul. 2026, Accessed: Sep. 09, 2026. [Online]. Available: https://ijesr.org/index.php/ijesr/article/view/1761