“Power Efficient VLSI Architecture of Fault Tolerant BIST using LCG”, IJESR, vol. 15, no. 2s, pp. 37–44, Apr. 2025, Accessed: Jul. 15, 2025. [Online]. Available: https://ijesr.org/index.php/ijesr/article/view/261