“Low Power Viterbi Decoder Design Based On Reversible Logic Gates”, IJESR, vol. 15, no. 1s, pp. 318–327, Jan. 2025, Accessed: Oct. 16, 2025. [Online]. Available: https://ijesr.org/index.php/ijesr/article/view/467