“OPTIMIZING LAYOUT DESIGN AND SIMULATION OF CMOS MULTIPLEXER ACROSS VARIOUS TECHNOLOGIES”, IJESR, vol. 9, no. 1, pp. 92–100, Jan. 2019, Accessed: Mar. 14, 2026. [Online]. Available: https://ijesr.org/index.php/ijesr/article/view/1216