“Delay Analysis for current mode threshold logic gate design” (2025) International Journal of Engineering and Science Research, 15(1s), pp. 424–431. Available at: https://ijesr.org/index.php/ijesr/article/view/481 (Accessed: 12 December 2025).