Performance-Oriented CMOS Multiplexer Layout Optimization Process. International Journal of Engineering and Science Research, [S. l.], v. 16, n. 3, p. 63–67, 2026. Disponível em: https://ijesr.org/index.php/ijesr/article/view/1761. Acesso em: 26 jul. 2026.