Memory Management Unit (Mmu) Using Verilog Hdl . International Journal of Engineering and Science Research, [S. l.], v. 16, n. 2, p. 824–834, 2026. Disponível em: https://ijesr.org/index.php/ijesr/article/view/1780. Acesso em: 31 aug. 2026.