1.
Performance-Oriented CMOS Multiplexer Layout Optimization Process. IJESR. 2026;16(3):63-67. Accessed July 25, 2026. https://ijesr.org/index.php/ijesr/article/view/1761