Power Efficient VLSI Architecture of Fault Tolerant BIST using LCG. IJESR. 2025;15(2s):37-44. Accessed March 14, 2026. https://ijesr.org/index.php/ijesr/article/view/261