Delay Analysis for current mode threshold logic gate design. IJESR. 2025;15(1s):424-431. Accessed May 3, 2026. https://ijesr.org/index.php/ijesr/article/view/481