1.
Low Power Viterbi Decoder Design Based On Reversible Logic Gates. IJESR. 2025;15(1s):318-327. Accessed October 16, 2025. https://ijesr.org/index.php/ijesr/article/view/467