(1)
Performance-Oriented CMOS Multiplexer Layout Optimization Process. IJESR 2026, 16 (3), 63-67.