(1)
Area Optimization of Arithmetic Logic Units Using Majority LogicĀ Gates. IJESR 2026, 16 (3), 27-31.