Power Efficient VLSI Architecture of Fault Tolerant BIST Using LCG. IJESR 2025, 15 (2s), 37-44.