Design Of Power Efficient POSIT Multiplier . IJESR 2025, 15 (1s), 68-75.