View of Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic

Return to Article Details Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic Download Download PDF