

OPTIMIZING LAYOUT DESIGN AND SIMULATION OF CMOS MULTIPLEXER ACROSS VARIOUS TECHNOLOGIES

Dr. CH. VENKATESWARLU^{*1}, Dr. K. SANTHI SAGAR REDDY^{*2},
CH. V L N JAGADESH KUMAR^{*3}

^{*1} Professor, Dept. of Electronics & Communication Engineering,

^{*2} Associate Professor, Dept. of Electronics & Communication Engineering,

^{*3} Assistant Professor, Dept. of Electronics & Communication Engineering.

A.M Reddy Memorial College of Engineering and Technology, Andhra Pradesh.

Abstract: The multiplexer circuit serves as a fundamental component across various branches of Engineering. In the realm of VLSI research, the primary aim is to streamline and downsize designs. This paper focuses on leveraging CMOS logic to craft a 2-to-1 multiplexer, aiming for a more straightforward and efficient circuit. Employing a range of design methodologies, the objective is to reduce the footprint, complexity, and power consumption of the multiplexer. The study delves into the analysis of 35nm technology. Additionally, the paper evaluates the design processes to optimize the effective area of the multiplexer.

Key Words: MUX, Pseudo NMOS logic Low Power, Static CMOS logic, Low Power.

1. INTRODUCTION:

The VLSI (Very large scale integration) is an important tool to integrate the number of components on a single chip. The choice of design style of VLSI product depends on the performance requirement, the technology being used, the lifetime and cost of the project. The important factors are area reduction, minimum power consumption and high speed. Now days, the demand for these factors are increasing. There are many design techniques are developed to enhance the performance of logic circuits. The operation in high temperature environment results in silicon failure and the circuit will be damaged. So, the requirement for low power consumption is increasing with the growth in devices like Mobile phones, medical instruments and Cs. Another factor is power consumption, which should be minimized because it results in low electricity consumption and less amount of heat is produced. [3] Multiplexer is major component in telecom industry and it's a key component of any arithmetic circuit. These are building blocks for data switching structure with resource sharing. In a communication system, the transmission takes place between transmitter and receiver by using a multiplexer at the transmitter side to transmit the data from many users on a single channel with the help of selection (control) lines.[4]

The field of field-programmable gate arrays (FPGAs) grew out of the PROM and PLD industries (PLDs). Any programmable logic device (PLD) or programmable read-only memory (PROM) could be modified in groups at a manufacturing facility or in the field. The Naval Surface Warfare Department supported Steve Casselman's early proposal in the late 1980s to create a personal computer capable of running 600,000 reprogrammable entries. In 1992, a patent was issued for the structure thanks to Casselman's efforts. The licenses granted for business central ideas and advancements for a programmable method of reasoning bundles, entryways, and justification squares.

2. MULTIPLEXER:

Multiplexer is a combinational logic circuit, in which the output is generated from one of the various inputs. Multiplexer is abbreviated as MUX. A practical application in which many users are requested to use a single channel to send their data, in that case multiplexer has ability to multiplex all signals and transmit on a single channel. So, it also called a data selector, to select the number of inputs one by one to provide a single output. The selection lines control routing of data input to the output.




Fig1- 4:1 MUX

The 4:1 MUX consists of 4 external inputs with two selected lines to provide single output. An intelligent multiplexer is referred to concentrator in the telecom world. Multiplexers are used for switching application, A/D convertor, telephone network and Digital semiconductors. [5] Multiplexers can be used as programmable logic devices. The circuit is combining two or more digital signals to give a single line. [6]

Table 1- 4:1 MUX truth table

Selection lines		Output
S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

The above table (1) shows the truth table for 4:1 MUX which consists of 4 combinations of input.

By using, $(4 = 2^2)$ 2 selection lines are required to design 4:1 Multiplexer. Boolean expression for 4:1 MUX is written as:-

$$Y = I_0 S_1 S_0 + I_1 S_1 \bar{S}_0 + I_2 \bar{S}_1 S_0 + I_3 \bar{S}_1 \bar{S}_0$$

are the inputs applied to multiplexer, S₀ and

S₁ are selection lines, Y is the output of the multiplexer




Fig2- 4:1 MUX Schematic

In above Schematic, clock are used to provide input and LEDs (light emitting diode) to test the output. For hardware implementation, it requires four 3-input NAND gate and a 4-input NAND gate with two inverters to generate the complement of S1 and S0.




Fig.3- 4:1 MUX using CMOS

The circuit can also build with CMOS technology. It has been designed with implementing PMOS & NMOS transistors. In CMOS circuit, there is low power dissipation during switching operation of the device. The PMOS & NMOS transistors form the pull up and pull down network respectively. It is made by combining of NMOS and PMOS transistors with four external inputs (I0, I1, I2, I3) and normal & complemented inputs of S1 and S0 as selection lines to provide single output.




Fig.4- 4:1 MUX output

The above waveform is of 4:1 multiplexer, generated in DSCH in which s1 & s0 are control lines, (i0, i1, i2, i3) are input and out1 is output.

3. LAYOUT DESIGN:

DSCH3 & Micro wind are the CAD tools have been used to implement 4:1 MUX using NAND gate. Before the layout of 4:1 MUX, the schematic of circuit must be validate. The solution of this problem is taken by Dsch & micro wind. Dsch is a simulator for the simulation of logic design and to understand the proper function of the circuit. Then, the layout is created in micro wind. [8]




Fig.5- Auto generated layout of 4:1 MUX

This layout occupied the area of 432.2 μ m² with power consumption by 25.645 μ w. The created layout can also be possible by semicustom design level.




Fig.6- Semicustom layout of 4:1 MUX

The semicustom layout of 4:1 MUX is shown in the figure can be designed by different technologies 90nm. This layout occupies the area of $107.4\mu\text{m}^2$ with power consumption of $23.937\mu\text{W}$ in 90nm technology. Simulations have been done with micro wind 3.1 tool and it is performed on the layout of Semicustom design level. The logic „0“ and logic „1“ corresponds to low and high level respectively. Clocks are applied as inputs and selection lines.




Fig.7- Waveform of 4:1 MUX for semicustom design

The 4:1 multiplexers have been designed by auto Generated and semicustom design tools. These are simulated and compared in terms of its power consumption and area at 90nm.

Table2- Comparison in terms of power and area


Technologies	Power	Area
Autogeneration (90nm)	25.645 μ w	432.2 μ m ²
Semicustom (90nm)	23.937 μ w	107.4 μ m ²

It has been observed that 4:1 multiplexer using Semicustom design level has low power consumption as compared to Auto generated design.

4. PROPOSED MULTIPLEXER USING CMOS


There are two types of MOS, i.e. the NMOS and the PMOS. Where NMOS transistor can gives the “LOW” signal completely, but it has poor performance at “HIGH” signal. Same as in PMOS transistor which gives the “LOW” signal completely but poor performance at “HIGH” signal. CMOS transistor is the combination of NMOS and PMOS transistor which gives full output voltage swing. Power consumption is very less in CMOS circuits compared to the NMOS design and bipolar transistors. There are different design methodologies of designing of integrated circuit such as full custom design, semi custom design and standard cell based design.

In standard cell design, a design is captured using the standard cells available in a library via schematic or HDL [2]. In the full custom design the function and layout of practically every transistor is optimized. This paper is based on the area efficient design 2 to 1 multiplexer using Micro wind tool. The schematic diagram of 2:1 MUX is as shown in fig.3.1.This circuit is designed with the help of universal NAND gates where 7 PMOS and 7 NMOS are used. The total numbers of 14 transistors are used in the CMOS design. P Switch is connected to the Vdd to the output and N switch is connected to the output to Vss [2]. In this CMOS design NMOS works as pull down network and PMOS works as pull up network.



**Fig.3.1 Schematic of 2 To 1 Multiplexer Using
NAND Gates**

Fig.3.2 shows
and consumes



standard cell multiplexer design is complex




Fig.3.3 Semi Custom Design Of 2 To 1 Multiplexer

Fig.3.4 shows the design of 2 to 1 multiplexer using full custom layout design. Here all the PMOS's has designed with common n well. Common n well requires single supply to the circuit and reduces the power consumption in the 2 to 1 multiplexer circuit.

Fig.3.4 Full Custom Design of 2 to 1 Multiplexer

Fig.3.5 shows the simulation waveform of 2 to 1 multiplexer circuit. Here S is the selection line, I0 and I1 are inputs and Y is the output. When S is low, output will follow I0 i.e. $Y=I_0$. When S is High, output will follow the I1 i.e. $Y=I_1$. In this way the logic has been verified for standard based design, semi custom design and full custom design.




Fig.3.5 Simulation Result Of 2 To 1 Multiplexer

5. COMPARATIVE ANALYSIS

The main parameters of consideration are area, complexity and power of the 2 to 1 multiplexer in this paper. Table 4.1 shows the area and power consumption of 2 to 1 multiplexer circuit.

Table 4.1 Area and Power consideration

Multiplexer Layout	Technology Used	AREA Used	POWER Consumption
Standard Cell Based Design	35nm	696.3 μ m ²	46.800 μ W
Semi Custom Design	35nm	593.9 μ m ²	0.336mW
Full Custom Design	35nm	359.1 μ m ²	0.142mW

Here 35nm technology is used in the designing of standard cell based layout, semi custom based layout and full custom layout of 2 to 1 multiplexer with the help of Microwind tool. Transistor width (w) = 0.200 micrometer and length L=0.100 micrometer has been used in the design.

6. CONCLUSION:

This analysis has proposed three different type layout design of 2 to 1 multiplexer. Standard cell based layout, semicustom based layout and full custom layout are developed for the 2 to 1 multiplexer. Area, power and complexity of the different design methods are the parameters taken for analysis. In terms of complexity, Semi custom based layout and full custom layout is less complex than standard cell layout. Power consumption of the full custom layout design is 35.67 % less than semicustom based layout design.

7. REFERENCES

- [1] Sung-Mo kang Yusuf Leblebici, “CMOS Digital Integrated circuit”, TATa Mc GRAW-HILL.
- [2] Yashika Thakur, Rajesh Mehra, Anjali Sharma, “CMOS Design of Area & Power Efficient Multiplexer using Tree Topology”, International Journal of computer Application, vol. 112, no. 11, pp. 32-36, February 2015.
- [3] Abhishek Dixit, Saurabh Khandelwal, Dr. Shyam Akashe, “Design Low Power High Performance 8;1 MUX using Transmission Gate Logic (TGL)”, International Journal of Modern Engineering & Management Research, vol. 2, issue. 2, pp. 14-20, June 2014.

[4] Richa Singh and Rajesh Mehra „Power Efficient Design of Multiplexer Using Adiabatic Logic”, International Journal of Advances in Engineering and

Technology, vol., no., pp.247-254, March 2013.

[5] Saurabh Rawat, Anushree Shah, Sumit Pundir, „Implementation of Boolean Function through Multiplexers with the help of Shannon Expansion Theorem”, International Journal of Computer Application, vol. 62, no. 6, pp.18-24, January 2013.

[6] Ila Gupta, Neha Arora, Prof. BP. Singh, “New Design of High Performance 2:1 Multiplexer”, International Journal of Engineering Research & Application, vol. 2, issue. 2, pp. 1492-1496, March-April 2012.

[7] Sarita, Jyoti Hooda, Shweta Chawla, “Design & Implementation of Low power 4:1 MUX using Adiabatic Logic”, International Journal of Innovative Technology & Exploring Engineering (IJITEE), vol. 2, issue. 6, pp. 224-227, May 2013.

[8] M.Padmaja, V.N.V.Satya Prakash, “Design of a Multiplexer in Multiple Logic Styles for low Power VLSI”, International Journal of Computers Trends and Technology, vol. 3, pp. 467-471, issue. 3, 2012.